

A MEMORY-MAPPED CAMAC BRANCH DRIVER

M. F. Shea and A. A. Jones

August 1983

A Memory-Mapped CAMAC Branch Driver

M. F. Shea and A. A. Jones

1.0 Introduction

In a distributed microprocessor-based control system, it may be necessary to interface with hardware configured in CAMAC. This note describes an interface between a VMEbus microcomputer and CAMAC.

2.0 Requirements of the CAMAC Interface

A distributed control system has a processor relatively close to actual hardware that is to be controlled. Therefore, it is not necessary to drive CAMAC crates from very remote locations, although distances of a few meters or tens of meters would be desirable. It is also desirable to minimize, or if possible, to eliminate the protocol needed to communicate with CAMAC crates.

The above requirements can be met using the Branch Highway specification and CAMAC Type A controller described in IEEE-596. This standard details the organization of multicrate systems interconnected by a parallel Branch Highway, controlled by a computer and a Branch Driver. Up to seven crates separated by a 45 meters are total distance of accomodated by specification. All elements of this system are commercially available except the Branch Driver which is the interface between the processor and the Branch Highway. The goal of eliminating the protocol needed to communicate with CAMAC registers is achieved by mapping CAMAC registers directly into the memory space of the processor.

3.0 The Branch Driver

The Branch Driver described here is configured in VMEbus, a bus specification that uses Eurocard hardware. It was defined by Motorola, Mostek, Signetics and Phillips for use in 68000-based systems.

Figure 1 is a block diagram of the Branch Driver, but its operation is best described using Figure 2, the assignment of address bits. Mapping CAMAC registers into address space requires 3 bits for the crate number, 5 bits for slot number, 4 bits for subaddress and 4 bits for function code. The fifth function code bit, F16, determines if the function is a read or a write. It is derived from the WRITE* line of the VMEbus.

Address bits A23...A18 are compared with the onboard 6-bit switch that determines the address block occupied by the Branch Driver. The two least significant addresses are used for byte number. Each CAMAC read and write operation involves four bytes of address space---three bytes of data and one byte of status.

Control logic on the board causes a CAMAC cycle to occur when byte zero is read and when byte three is written. Any of these registers may be read or written using the normal 68000 MOVE instructions and MOVE.B, MOVE.W and MOVE.L are all accomodated. A write cycle to a specific CAMAC register, CNAF, can be accomplished by a single MOVE.L instruction and similarly a MOVE.L instruction can read a 24 bit CAMAC register plus the status into a data register of the 68000 (or into any memory location within the 16 M-byte address range). Note that on a long word read, the status is automatically stored in the most significant byte. Following a write operation, the status word must be read separately in order to test the Q and X bits. During a CAMAC operation, the DTACK signal is derived from the BTB signal returned by the addressed Type A crate controller. In this way the processor is forced to wait for the CAMAC cycle to complete. If BTB is not returned, the VMEbus watchdog timer would cause a BUS ERROR to occur and the bus error exception processing routine would be executed to handle the condition.

In the present implementation, the Branch Demand signal is included as a bit in the status register. It could be allowed to interrupt the processor if fast response to external events is needed.


4.0 Timing

The Branch Driver design described here meets the timing requirements of the IEEE-596 standard. With settling delays and deskewing delays included, the memory cycle that causes the one microsecond CAMAC cycle is stretched to 1.4 microseconds. Figure 3A shows a timing diagram of a write and read cycle. The listing of the 68000 test routine used to exercise the branch driver is given in Figure 3B. The timing diagram results from the execution of the two "MOVE.L" instructions in lines 13 and 14.

5.0 Discussion

The Branch Driver described here has been built and operated using a Motorola VME-110 68000-based microcomputer board, a standard Type A controller and a CAMAC crate. This driver performs all the functions required by the specification except the multiple crate functions that can easily be accommodated individually.

The simplicity of addressing CAMAC registers as memory is only possible with processors that have adequate address space. A Branch Driver that controls up to seven CAMAC crates consumes one-quarter megabyte of memory space. Of course, not all addresses correspond to real registers; each slot is allocated 1024 bytes of memory, although typical CAMAC cards rarely use more than a few dozen bytes. Addresses not used by CAMAC registers are not available for other purposes, but the lost address space is the only penalty that comes from the memory-mapped organization. In the case of the 68000, the quarter-megabyte is only one sixtyfourth, less than 2%, of the available 16 Megabyte address space.




----24-BIT ADDRESS SPACE----

MSB	C	N	A F	LSB
23 22 21 20 19	18 17 16 15	14 13 12 11 10	09 08 07 06 05 0 4 03 0 2	01 00
BRANCH DRIVER ADDRESS	CRATE ADDR.	SLOT NUMBER N1-N16	SUBADDRESS FUNCTION A1-A8 CODE E1-E8	BYTE NO.

NOTE: F16 IS DERIVED FROM VMEBUS "WRITE*".

FIGURE 2. BIT ASSIGNMENTS FOR MEMORY-MAPPED CAMAC BRANCH DRIVER






Figure 3. (A) Timing Diagram
(B) Test Program